CLAIMS

What is claimed is:

5.

1

2

1	1.\ A device for associating indexes to addresses chosen from among
2	a greater number of values than the number of available indexes, including:
3	a memory containing indexes and respective check words corresponding
4	to predetermined bits of the addresses associated with the indexes;
5	a packing circuit receiving a current address and suppressing in this
6	address bits determined by a pattern such that the suppressed bits correspond to bits of
7	the check words, the packed address provided by the packing circuit being used to
8	select in the read mode a memory location; and
9	a comparator indicating that the current address corresponds to the
0	selected memory location if the bits of the check word of the selected location are equal
1	to the corresponding bits of the current address.
1	2. The device of claim 1, wherein the device includes a mask circuit
2	which, according a predetermined mask, annuls bits other than those suppressed by the
3	packing circuit, which also correspond to check word bits.
1	3. The device of claim 1, wherein each memory location contains an
2	enable bit indicating whether the location is occupied or not.
1	4. The device of claim 1, wherein the addresses are ATM network
2	addresses, and the indexes identify connections of the device to one or several ATM
3	networks.

The device of claim 4, wherein the addresses provided by the

packing circuit have a 16-bit size, the indexes have a 10-bit size, and the check words

correspond to the 20 most significant bits of the ATM addresses.

1	6. The device of claim 5, further comprising an input configured to
2	be connected to 16 ATM networks, the addresses provided to the device having 4 most
	\
3	significant bits enabling identification of the corresponding ATM networks.
1	7. An address association device, comprising:
2	a masking dircuit configured to receive a plurality of address bits and
3	mask the address bits in accordance with a predetermined mask pattern;
4	a packing circuit configured to receive address bits from the masking
5	circuit and to reduce the number of address bits to a plurality of index bits and a
6	plurality of check word bits according to a predetermined packing pattern;
7	a memory configured to receive from the packing circuit the plurality of
8	index bits and the plurality of check word bits and to associate the received index bits
9	and check word bits with the memory location of a network connection; and
10	a comparator coupled to the memory and configured to receive the
11	plurality of address bits and to indicate of selected bits from the plurality of address bits
12	correspond to the plurality of check word bits associated with the memory location
13	addressed in the plurality of address bits.
1	8. The device of claim 7 wherein the masking circuit is configured
2	by the predetermined mask pattern to mask bits not suppressed by the packing circuit
3	when the number of bits used to address a network connection in memory is fewer than
4	the number of bits remaining after the plurality of address bits are reduced by the
5	packing circuit.
1	9. The device of claim 7 wherein each network connection in
2	memory includes an enable bit that is configured to signal when the network connection

in memory is an active connection to the network.

remaining after packing.

1	10. The device of claim 9, further comprising a logic circuit coupled
2	to the enable bit and to the comparator and configured to indicate if a selected location
3	addressed by the plurality of address bits is an active location.
1	11. The circuit of claim 7, further comprising a register configured to
2	store a base address corresponding to a beginning address in memory and, further
3	comprising an adder for adding the base address to the plurality of address bits reduced
4	by the packing circuit.
1	12. A method for associating addresses to memory locations
2	comprising:
3	receiving a plurality of address bits and masking the address bits in
4	accordance with a predetermined mask pattern;
5	packing the masked plurality of address bits to reduce the number o
6	address bits to a plurality of index bits and check word bits according to
7	predetermined packing pattern;
8	associating the plurality of index bits and check word bits with
9	memory location corresponding to a network convection; and
10	comparing selected bits from the plurality of address bits for a selected
11	memory location with selected bits associated with a memory location addressed in the
12	plurality of address bits and indicating if there is a match.
1	13. The method of claim 12 wherein masking comprises configuring
2	the predetermined masking pattern to mask bits not suppressed by packing when the
3	number of bits used to address a selected memory location is fewer than the bits

2

3

- 1 14. The method of claim 12, further comprising ANDing an enable 2 bit with the results of the comparing to determine if a selected memory location is an active connection.
- 1 15. The method of claim 12 wherein packing comprises storing a 2 base address corresponding to a beginning address in memory and adding the base 3 address to the plurality of address bits reduced during packing.
 - 16. The method of claim 12 wherein packing further comprises reducing the plurality of address bits to a packed address comprising a plurality of index bits and check word bits used to select a memory location in a read mode.
- 1 The method of claim 14, further comprising disabling an enable 2 bit corresponding to a memory location selected by the plurality of address bits.
- 18. The method of claim 17 wherein masking comprises configuring
 the predetermined mask pattern to mask bits not suppressed by packing when the
 number of bits used to address a selected memory location is fewer than the bits
 remaining after packing, and further comprising configuring the predetermined mask
 pattern to mask bits to prevent accessing selected memory locations that have been
 previously addressed.

(ill b')